summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2014-05-19t4240qds: add workaround for errata A-007837fsl-sdk-v1.5-fb1-3.0Shaohui Xie10-0/+20
2014-05-17T4240RDB: Add workaround for A-007186Chunhe Lan1-4/+4
2014-05-17T4240QDS: add workaround for A-007186Shaohui Xie22-33/+33
2014-05-17t2080qds: add workaround for errata A-007837Shengzhou Liu6-0/+9
2014-05-16rcw: move a007837.rcw to top directory for reuseShengzhou Liu4-3/+3
2014-05-16t2080rdb: add workaround for errata A-007186Shengzhou Liu6-12/+12
2014-05-16t2080qds: update workaround for errata A-007186Shengzhou Liu7-15/+15
2014-05-14t2080qds: add workaround for errata A-007186Shengzhou Liu6-12/+12
2014-05-12Enable workaround for A-007212 for rev 2 B4860Poonam Aggrwal6-6/+12
2014-05-07P4080DS: add rcw for PCIe RC X4 link and 5G supportMingkai Hu1-0/+58
2014-05-05t2080qds: update platform clock to maximum 700MHz when core running at 1800MHzShengzhou Liu4-29/+37
2014-04-22t4240qds: remove workaround of MDC clock errataShaohui Xie8-16/+0
2014-04-21T4240RDB: Add the IFC bus speed work-aroundChunhe Lan1-0/+8
2014-04-18Added MEM_PLL_RAT_RESV field in b4420.rcwiPoonam Aggrwal1-0/+1
2014-04-17Added RCW file for Rev2 and higher revs of B4420Poonam Aggrwal1-0/+64
2014-04-14T4240RDB: Create RCW for T4240RDB boardChunhe Lan4-1/+72
2014-04-07B4 QDS: Add workaround for Erratum A-007837fsl-sdk-t2080-v1.1-t1040-v0.3Shaveta Leekha4-0/+29
2014-03-31B4860qds: Add a rcw file for serdes protocol 0x7Ab387341-0/+68
2014-03-28t2081qds: remove errata for MDC clockShengzhou Liu9-99/+0
2014-03-28t2080rdb: remove errata for MDC clockShengzhou Liu6-60/+0
2014-03-28t2080qds: remove errata for MDC clockShengzhou Liu12-126/+0
2014-03-27SECURE_BOOT: T2080QDS and T2080RDB RCW files addedAneesh Bansal11-0/+662
2014-03-26SECURE_BOOT: T1040RDB RCW files addedGaurav Kumar Rana6-0/+396
2014-03-26SECURE_BOOT: T1040QDS RCW files addedGaurav Kumar Rana31-0/+1927
2014-03-23t1040: Remove MDIO clock initialization from rcwPriyanka Jain43-62/+0
2014-03-11Makefile: add t2080rdb and t2081qdsLijun Pan1-2/+4
2014-03-03t2080rdb: add rcw for t2080rdb boardShengzhou Liu5-0/+206
2014-02-17T2081QDS: update t2081qds rcwfsl-sdk-v1.5-fb1-1.0Shengzhou Liu9-26/+218
2014-02-11T2081QDS: add initial rcw for t2081qdsShengzhou Liu8-0/+433
2014-02-03t1040rdb,t1042rdb: Enable PCIe erratum workaround for A-007662Priyanka Jain12-0/+12
2014-02-01t1040: Disable SerDes PLL2Prabhakar Kushwaha6-0/+6
2014-02-01t1040rdb, t1042rdb: Update pbi_src to IFCPriyanka Jain12-12/+12
2014-02-01Added B4860 RCWs for Rev2Poonam Aggrwal6-0/+441
2014-02-01B4860: Enable workaround for A007212York Sun2-1/+3
2014-02-01t1040: Enable Management data clockPrabhakar Kushwaha43-0/+74
2014-01-22t1040: Added PCIe erratum workaround for A-007662Poonam Aggrwal19-18/+85
2014-01-22t1040qds: Add rcw files for serdes protocol 0x89Priyanka Jain6-0/+342
2014-01-03t1040rdb: Update SRDS_PLL_REF_CLK_SEL_S1 fieldfsl-sdk-t2080-alphaPrabhakar Kushwaha6-0/+6
2013-12-16t2080qds: update comments for SRIOShengzhou Liu3-6/+6
2013-12-09T1040QDS: Add support of 0x08 protocolPrabhakar Kushwaha6-0/+335
2013-12-03t2080: update readme to clarify engineering sample configurefsl-sdk-v1.5-rc3fsl-sdk-v1.5Shengzhou Liu1-0/+3
2013-12-01t2080: some update for t2080Shengzhou Liu5-11/+14
2013-11-26T1040QDS: Down PLL2 for SerDes Protocol 0x40Prabhakar Kushwaha6-0/+6
2013-11-26t1040qds: Update CVDD_VSEL, EVDD_VSEL bits for 3.3VPriyanka Jain18-0/+36
2013-11-22T4240: some updates for rev2.0Shaohui Xie10-45/+62
2013-11-21t4240: update fman frequency to 733MHz for rev2.0Shaohui Xie13-245/+29
2013-11-20T4240: update frequency for Rev2.0Shaohui Xie13-101/+85
2013-11-15t1040qds: Update MEM_PLL_RAT for 66.66MHz DDR clkPrabhakar Kushwaha9-27/+27
2013-11-12t4240: add rcw protocol 28_56_6_12Shaohui Xie1-0/+68
2013-11-07t4240: create RCW files for rev2.0Shaohui Xie13-0/+796